Initializing Multisim Live ...

Waiting for awesome
Waiting for data
100A/AQ1200kΩR1R25kΩR31kΩ4.7nFC1110V100kHz0°V135mHL14.7nFC212VV20C34.7nF2C44.7nF4R44.7kΩR510kΩR65kΩC6100nFC510nF7PR3D18LM324ANGU1AR710kΩR8400kΩ1011C710nF129V4-12V130°1kHz5VV306PR15PR2 V V V
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —

ID:

ID:
x10
x0.1
Sheet:1
Disable streaming
Details
Netlist
Errors
Circuit Details

View and edit circuit details below.
Visibility
Private
Public

Select Public if you want your design to be viewable by all Multisim Live users.

Name

Name of saved file.

Description

Provides context to the design, and an explanation of the circuit operation. This is useful for highlighting theory or critical aspects of the design.
add a tag

Type a string here. Matching tags appear as you type. Tap a matching tag, or enter a new tag.

SPICE
SPICE Netlist

This is a text-based representation of the circuit.
The * symbol indicates a comment.
The + symbol indicates a continuation from the previous line.
Probes do not appear in netlists.

** 20191005015 - MODULADOR Y DEMODULADOR AM **
*
* Multisim Live SPICE netlist
*
*

* --- Circuit Topology ---

* Component: C1
cC1 3 1 4.7e-9

* Component: C2
cC2 4 5 4.7e-9

* Component: C3
cC3 0 2 4.7e-9

* Component: C4
cC4 4 7 4.7e-9

* Component: C5
cC5 7 8 1e-8

* Component: C6
cC6 0 9 1e-7

* Component: C7
cC7 9 12 1e-8

* Component: D1
dD1 8 9 DIODE_D1 AREA=1

* Component: L1
lL1 5 4 0.005

* Component: Q1
qQ1 4 1 2 NPN_Q1 AREA=1

* Component: R1
rR1 5 1 200000 VIRTUAL_RESISTANCE_R1

* Component: R2
rR2 1 0 5000 VIRTUAL_RESISTANCE_R2

* Component: R3
rR3 2 6 1000 VIRTUAL_RESISTANCE_R3

* Component: R4
rR4 7 0 4700 VIRTUAL_RESISTANCE_R4

* Component: R5
rR5 8 0 10000 VIRTUAL_RESISTANCE_R5

* Component: R6
rR6 9 0 5000 VIRTUAL_RESISTANCE_R6

* Component: R7
rR7 10 12 10000 VIRTUAL_RESISTANCE_R7

* Component: R8
rR8 11 10 400000 VIRTUAL_RESISTANCE_R8

* Component: U1A
xU1A 0 10 5 13 11 LM224_ON/ON_U1A

* Component: V1
vV1 3 0 dc 0 ac 1 0
+ distof1 0 0
+ distof2 0 0
+ sin ( 0 10 100000 0 0 0 )

* Component: V2
vV2 5 0 dc 12 ac 0 0
+ distof1 0 0
+ distof2 0 0

* Component: V3
vV3 6 0 dc 0 ac 1 0
+ distof1 0 0
+ distof2 0 0
+ sin ( 0 5 1000 0 0 0 )

* Component: V4
vV4 13 0 dc -12 ac 0 0
+ distof1 0 0
+ distof2 0 0


* --- Circuit Models ---

* D1 model
.model DIODE_D1 D( IS=1e-14 RS=0 N=1 BV=1e+30
+ TT=0 CJO=0 VJ=1 M=0.5 EG=1.11 XTI=3 KF=0 AF=1 FC=0.5 IBV=1e-10
+ IBVL=0 IKF=1e+30 ISR=0 NBV=1 NBVL=1 NR=2 TBV1=0 TBV2=0 TIKF=0
+ TRS1=0 TRS2=0
+ )

* Q1 model
.model NPN_Q1 NPN( Level=1
+ IS=1e-16 BF=100 NF=1 VAF=1e+30
+ IKF=1e+30 ISE=0 NE=1.5 BR=1 NR=1 VAR=1e+30 IKR=1e+30 ISC=0 NC=2 RB=0
+ IRB=1e+30 RE=0 RC=0 CJE=0 VJE=0.75 MJE=0.33 TF=0 XTF=0 VTF=1e+30
+ ITF=0 PTF=0 CJC=0 VJC=0.75 MJC=0.33 XCJC=1 TR=0 CJS=0 VJS=0.75 MJS=0
+ XTB=0 EG=1.11 XTI=3 KF=0 AF=1 FC=0.5 NS=1
+ XCJC2=1 XCJS=1 TRB1=0 TRB2=0 TRC1=0 TRC2=0 TRE1=0 TRE2=0 TRM1=0 TRM2=0
+ CN=2.2 D=0.52 GAMMA=1e-11 QCO=0 QUASIMOD=0 RCO=0 VG=1.206 VO=10
+
+ )

* R1 model
.model VIRTUAL_RESISTANCE_R1 r( )

* R2 model
.model VIRTUAL_RESISTANCE_R2 r( )

* R3 model
.model VIRTUAL_RESISTANCE_R3 r( )

* R4 model
.model VIRTUAL_RESISTANCE_R4 r( )

* R5 model
.model VIRTUAL_RESISTANCE_R5 r( )

* R6 model
.model VIRTUAL_RESISTANCE_R6 r( )

* R7 model
.model VIRTUAL_RESISTANCE_R7 r( )

* R8 model
.model VIRTUAL_RESISTANCE_R8 r( )


* --- Subcircuits ---

* U1A subcircuit
*****
* (c) ON SEMICONDUCTOR
* Models developed and under copyright by:
* ON SEMICONDUCTOR
* ============================================================
* | Legal Notice: This material is intended for free
* | software support. The file may be copied and distributed.
* | However,reselling the material is illegal.
* ============================================================
* ============================================================
* | LM224, LM324, LM324A, LM2902, LM2902V, NCV2902
* | OP-AMP MACRO-MODEL
* | Designed in pSpice Version 9.2
* |
* | The content of this model is subject to change
* | without notice and may not be modified or altered
* | without permission from ON Semiconductor. This model
* | has been carefully checked and is believed to be
* | accurate, however ON Semiconductor does not assume
* | liability for the use of this model or the results
* | obtained from using it.
* ============================================================
* ============================================================
* Features: - True Differential Input Stage
* - Single Supply Operation: 3.0 V to 32 V
* - Low Input Bias Currents: 100 nA Maximum (LM324A)
* - Internally Compensated
* - Common Mode Range Extends to Negative Supply
* ============================================================
* $Author: Vallabh Chilakapati $
* $Date: 4 Aug 2006 $
* NOTE: - Noise is not modeled.
* - Temperature is not modeled.
* - PSR is not modeled.
* - Model is for single device only. Simulated supply current is 1/2 of
* total package current.
* Connections:
* Non-Inverting Input
* | Inverting Input
* | | +ve Supply Voltage
* | | | -ve Supply Voltage
* | | | | Output
* | | | | |
.subckt LM224_ON/ON_U1A 1 2 11 12 24

***** Input Stage *****
Q_Q1 4 5 6 QPNP1
Q_Q2 7 8 9 QPNP2
I_I1 111 10 DC 1m
R_RC1 4 12 95.49
R_RC2 7 12 95.49
R_RE1 10 6 43.79
R_RE2 10 9 43.79
V_Vio 2 8 0Vdc
E_E4 1 5 16 14 1
E_EVcc 111 0 11 0 1
G_Vcc 0 11 poly(1) 11 0 0.278m 2.4u

***** Gain Stage & Frequency Response Stage *****
R_R3 13 12 1000
R_R4 111 13 100k
E_Eref 14 0 13 0 1
G_G1 14 15 7 4 0.01047
R_Rc 14 15 9.549Meg
C_Cc 14 15 1.667n

***** Output Stage *****
E_E1 22 14 15 14 1
V_F1 23 24 0
F_F1 11 0 V_F1 1
R_Rout 22 23 13

***** Common Mode Rejection *****
R_R1 3 1 1Meg
R_R2 2 3 1Meg
G_G2 14 16 3 14 5.6234n
R_Rcmr 17 16 10k
L_Lcmr 14 17 1.59H

***** Output Voltage Limiting *****
D_D1 15 18 D10D1
D_D2 19 15 D10D1
V_Voh 111 18 2.19
V_Vol 19 12 0.63

***** Output Current Limiting *****
D_D3 15 21 D10D1
D_D4 20 15 D10D1
V_V3 21 23 -0.207
V_V4 23 20 -0.467

***** Models *****
.model QPNP1 PNP(Bf=6041.7)
.model QPNP2 PNP(Bf=5186.8)
.MODEL D10D1 D IS=1E-15 RS=1.000E-3 VJ=.75 BV=100E6
.ENDS
Errors and Warnings

Any error, warning or information messages appear below.
Item
Document

Checkboxes toggle displayed values on and off.
20191005015 - MODULADOR Y DEMODULADOR AM
Schematic

The simulation to run. See Simulation types for more information.

Name

Title of graph. Edit as desired.

End time

s

Time at which the simulation stops. Does not include pauses. Simulation does not occur in real time.
Start simulation

Mode
Threshold voltage levels.

Threshold voltage values used in the logic evaluation. See Digital Simulation for more information.

Output low

V
Output low voltage.

Maximum output voltage level to produce a low signal.

Input low threshold

V
Input low threshold voltage.

Maximum input voltage level for the signal to be considered low.

Input high threshold

V
Input high threshold voltage.

Minimum input voltage level for the signal to be considered high.

Output high

V
Output high voltage.

Minimum output voltage level to produce a high signal.

Width

Sheet width in grid squares.

Height

Sheet height in grid squares.

Grid

Toggles grid display.

Net Labels

Toggles all net labels.

Component Labels

Toggles all component labels.