Initializing Multisim Live ...

Waiting for awesome
Waiting for data
clock1kHzFFC2FFC3FFC4LED1LED2LED3DG1U1123456000PR1PR2PR3PR4 0/1 0/1 0/1 0/1
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —

ID:

ID:
x10
x0.1
Sheet:1
Disable streaming
Details
Netlist
Errors
Circuit Details

View and edit circuit details below.
Visibility
Private
Public

Select Public if you want your design to be viewable by all Multisim Live users.

Name

Name of saved file.

Description

Provides context to the design, and an explanation of the circuit operation. This is useful for highlighting theory or critical aspects of the design.
digital
x
counter
x
add a tag

Type a string here. Matching tags appear as you type. Tap a matching tag, or enter a new tag.

SPICE
SPICE Netlist

This is a text-based representation of the circuit.
The * symbol indicates a comment.
The + symbol indicates a continuation from the previous line.
Probes do not appear in netlists.

** 3 bit UF counter **
*
* Multisim Live SPICE netlist
*
*

* --- Circuit Topology ---

* Component: DG1
aDG1 6 Digital_Source_DG1

* Component: FFC2
xFFC2 6 6 3 FFC2_NC_SET FFC2_NC_RESET bridgeFFC2!Q FFC2_NC_~Q Digital_JKFlipFlop_FFC2 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Rise_delay=1e-9 Fall_delay=1e-9 Clk_delay=1e-9 Set_delay=1e-9 Reset_delay=1e-9 Ic=0

xbridgeFFC2!Q bridgeFFC2!Q 4 REAL_CUSTOM_DAC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

* Component: FFC3
xFFC3 bridgeFFC3!J bridgeFFC3!K 3 FFC3_NC_SET FFC3_NC_RESET bridgeFFC3!Q FFC3_NC_~Q Digital_JKFlipFlop_FFC3 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Rise_delay=1e-9 Fall_delay=1e-9 Clk_delay=1e-9 Set_delay=1e-9 Reset_delay=1e-9 Ic=0

xbridgeFFC3!J bridgeFFC3!J 4 REAL_CUSTOM_ADC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

xbridgeFFC3!K bridgeFFC3!K 4 REAL_CUSTOM_ADC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

xbridgeFFC3!Q bridgeFFC3!Q 5 REAL_CUSTOM_DAC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

* Component: FFC4
xFFC4 2 2 3 FFC4_NC_SET FFC4_NC_RESET bridgeFFC4!Q FFC4_NC_~Q Digital_JKFlipFlop_FFC4 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Rise_delay=1e-9 Fall_delay=1e-9 Clk_delay=1e-9 Set_delay=1e-9 Reset_delay=1e-9 Ic=0

xbridgeFFC4!Q bridgeFFC4!Q 1 REAL_CUSTOM_DAC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

* Component: LED1
xLED1 4 0 LED_VIRTUAL_LED1

* Component: LED2
xLED2 5 0 LED_VIRTUAL_LED2

* Component: LED3
xLED3 1 0 LED_VIRTUAL_LED3

* Component: U1
aU1 [bridgeU1!A bridgeU1!B] 2 Digital_AND2_U1

xbridgeU1!A bridgeU1!A 4 REAL_CUSTOM_ADC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

xbridgeU1!B bridgeU1!B 5 REAL_CUSTOM_ADC PARAMS: lowV=0 maxLowV=0.8 unknownV=1 minHighV=2 highV=3.3 riseT=0 fallT=0

* Component: clock
xclock 3 Digital_Clock_clock PARAMS: Frequency=1000 Duty=50 Delay=0


* --- Circuit Models ---

* DG1 model
.model Digital_Source_DG1 d_constsource(State=1)

* U1 model
.model Digital_AND2_U1 d_and (rise_delay=1e-9 fall_delay=1e-9)


* --- Subcircuits ---

* FFC2 subcircuit
.subckt Digital_JKFlipFlop_FFC2 1 2 3 4 5 6 7 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Clk_delay=1n Set_delay=1n Reset_delay=1n Ic=0 Rise_delay=1n Fall_delay=1n

aDG1 neg_SR initSR
aDG2 neg_clk initCLK
A1 [4 neg_SR] set xorset
A2 [3 neg_clk] clk xorclk
A3 [5 neg_SR] reset xorreset
A4 1 2 clk set reset 6 7 JK_FF
**MODELS USED*
.model initCLK d_constsource(State={Negative_Edge_Clock})
.model initSR d_constsource(State={Negative_SET_RESET})
.model xorset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorclk d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorreset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.MODEL JK_FF d_jkff (clk_delay={Clk_delay} set_delay={Set_delay} reset_delay={Reset_delay} ic={Ic} rise_delay={Rise_delay} fall_delay={Fall_delay})
.ENDS

* FFC3 subcircuit
.subckt Digital_JKFlipFlop_FFC3 1 2 3 4 5 6 7 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Clk_delay=1n Set_delay=1n Reset_delay=1n Ic=0 Rise_delay=1n Fall_delay=1n

aDG1 neg_SR initSR
aDG2 neg_clk initCLK
A1 [4 neg_SR] set xorset
A2 [3 neg_clk] clk xorclk
A3 [5 neg_SR] reset xorreset
A4 1 2 clk set reset 6 7 JK_FF
**MODELS USED*
.model initCLK d_constsource(State={Negative_Edge_Clock})
.model initSR d_constsource(State={Negative_SET_RESET})
.model xorset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorclk d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorreset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.MODEL JK_FF d_jkff (clk_delay={Clk_delay} set_delay={Set_delay} reset_delay={Reset_delay} ic={Ic} rise_delay={Rise_delay} fall_delay={Fall_delay})
.ENDS

* FFC4 subcircuit
.subckt Digital_JKFlipFlop_FFC4 1 2 3 4 5 6 7 PARAMS: Negative_Edge_Clock=0 Negative_SET_RESET=0 Clk_delay=1n Set_delay=1n Reset_delay=1n Ic=0 Rise_delay=1n Fall_delay=1n

aDG1 neg_SR initSR
aDG2 neg_clk initCLK
A1 [4 neg_SR] set xorset
A2 [3 neg_clk] clk xorclk
A3 [5 neg_SR] reset xorreset
A4 1 2 clk set reset 6 7 JK_FF
**MODELS USED*
.model initCLK d_constsource(State={Negative_Edge_Clock})
.model initSR d_constsource(State={Negative_SET_RESET})
.model xorset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorclk d_xor(rise_delay=1e-9 fall_delay=1e-9)
.model xorreset d_xor(rise_delay=1e-9 fall_delay=1e-9)
.MODEL JK_FF d_jkff (clk_delay={Clk_delay} set_delay={Set_delay} reset_delay={Reset_delay} ic={Ic} rise_delay={Rise_delay} fall_delay={Fall_delay})
.ENDS

* LED1 subcircuit
.subckt LED_VIRTUAL_LED1 A K

dd1 A 0vNode ledDiodeModel
.model ledDiodeModel D( IS=1e-14 N=1 RS=0 IBV=1e-10 BV=1e+30 CJO=0 M=0.5 VJ=1 )

V_Isense 0vNode K DC 0

* Interactive sense node
b1 lit 0 v = { if (i(V_Isense) < 0, 0, if( i(V_Isense) > 0.005, 1, { i(V_Isense) / 0.005 })) }

.ends

* LED2 subcircuit
.subckt LED_VIRTUAL_LED2 A K

dd1 A 0vNode ledDiodeModel
.model ledDiodeModel D( IS=1e-14 N=1 RS=0 IBV=1e-10 BV=1e+30 CJO=0 M=0.5 VJ=1 )

V_Isense 0vNode K DC 0

* Interactive sense node
b1 lit 0 v = { if (i(V_Isense) < 0, 0, if( i(V_Isense) > 0.005, 1, { i(V_Isense) / 0.005 })) }

.ends

* LED3 subcircuit
.subckt LED_VIRTUAL_LED3 A K

dd1 A 0vNode ledDiodeModel
.model ledDiodeModel D( IS=1e-14 N=1 RS=0 IBV=1e-10 BV=1e+30 CJO=0 M=0.5 VJ=1 )

V_Isense 0vNode K DC 0

* Interactive sense node
b1 lit 0 v = { if (i(V_Isense) < 0, 0, if( i(V_Isense) > 0.005, 1, { i(V_Isense) / 0.005 })) }

.ends

* clock subcircuit
.subckt Digital_Clock_clock out PARAMS: frequency=1000 duty=50 delay=0
a1 clk out
.model clk d_clock(frequency={frequency} duty={duty/100} delay={delay})
.ENDS


* --- Pin bridge models

.SUBCKT REAL_CUSTOM_DAC 1 2 PARAMS: lowV=0 maxLowV=0.8 unknownV=1.0 minHighV=2.0 highV=5.0 riseT=0 fallT=0
* Ideal Driver Model 1 = A/D out, 2 = input
aDACin1 [1] [2] aDAC
.MODEL aDAC dac_bridge (out_low = {lowV} out_high = {highV} out_undef = {unknownV} t_rise = {max(riseT,1e-9)} t_fall = {max(fallT,1e-9)})
.ENDS

.SUBCKT REAL_CUSTOM_ADC 1 2 PARAMS: lowV=0 maxLowV=0.8 unknownV=1.0 minHighV=2.0 highV=5.0 riseT=0 fallT=0
* Ideal Receiver Model 1 = input, 2 = A/D out
aADCin1 [2] [1] ADC
.MODEL ADC adc_bridge (in_low = {maxLowV} in_high = {minHighV})
.ENDS
Errors and Warnings

Any error, warning or information messages appear below.
Item
Document

Checkboxes toggle displayed values on and off.
3 bit UF counter
Schematic

The simulation to run. See Simulation types for more information.

Name

Title of graph. Edit as desired.

End time

s

Time at which the simulation stops. Does not include pauses. Simulation does not occur in real time.
Start simulation

Mode
Threshold voltage levels.

Threshold voltage values used in the logic evaluation. See Digital Simulation for more information.

Output low

V
Output low voltage.

Maximum output voltage level to produce a low signal.

Input low threshold

V
Input low threshold voltage.

Maximum input voltage level for the signal to be considered low.

Input high threshold

V
Input high threshold voltage.

Minimum input voltage level for the signal to be considered high.

Output high

V
Output high voltage.

Minimum output voltage level to produce a high signal.

Width

Sheet width in grid squares.

Height

Sheet height in grid squares.

Grid

Toggles grid display.

Net Labels

Toggles all net labels.

Component Labels

Toggles all component labels.