Your browser is incompatible with Multisim Live. Use the Chrome™ browser to best experience Multisim Live.
This component is a JK flip-flop with preset, clear and complementary outputs. The J and K inputs must be stable prior to the LOW-to-HIGH clock transition for predictable operation. The preset and clear are asynchronous active low inputs. When low, they override the clock and data inputs forcing the outputs to the steady state levels.