Initializing Multisim Live ...

Waiting for awesome
Waiting for data
GNDDISOUTRSTVCCTHRCONTRIGNDDISOUTRSTVCCTHRCONTRI A15VV11.80kΩR1237.00V10.0kHzV21.01μFC10PR1200kΩR24PR22.5V800Hz0°V32.5VV456A2.01μFC2.01μFC31.8kΩR370895VV511200ΩR410PR30.001μFC4D110.0kΩR5 V V V
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —

ID:

ID:
x10
x0.1
Sheet:1
Disable streaming
Details
Netlist
Errors
Circuit Details

View and edit circuit details below.
Visibility
Private
Public

Select Public if you want your design to be viewable by all Multisim Live users.

Name

Name of saved file.

Description

Provides context to the design, and an explanation of the circuit operation. This is useful for highlighting theory or critical aspects of the design.
add a tag

Type a string here. Matching tags appear as you type. Tap a matching tag, or enter a new tag.

SPICE
SPICE Netlist

This is a text-based representation of the circuit.
The * symbol indicates a comment.
The + symbol indicates a continuation from the previous line.
Probes do not appear in netlists.

** ACM lab pwm **
*
* Multisim Live SPICE netlist
*
*

* --- Circuit Topology ---

* Component: A1
xA1 0 1 4 3 6 2 2 3 IDEAL_TIMER_A1

* Component: A2
xA2 0 11 10 9 7 8 8 9 IDEAL_TIMER_A2

* Component: C1
cC1 0 2 1e-8

* Component: C2
cC2 7 0 1e-8

* Component: C3
cC3 8 0 1e-8

* Component: C4
cC4 4 11 1e-9

* Component: D1
dD1 11 9 DIODE_D1 AREA=1

* Component: R1
rR1 2 3 1800 VIRTUAL_RESISTANCE_R1

* Component: R2
rR2 4 0 200000 VIRTUAL_RESISTANCE_R2

* Component: R3
rR3 8 9 1800 VIRTUAL_RESISTANCE_R3

* Component: R4
rR4 10 0 200 VIRTUAL_RESISTANCE_R4

* Component: R5
rR5 9 11 10000 VIRTUAL_RESISTANCE_R5

* Component: V1
vV1 3 0 dc 5 ac 0 0
+ distof1 0 0
+ distof2 0 0

* Component: V2
vV2 1 0
+ pulse( 0 7 0 1e-9 1e-9
+ { 90 * 0.01 / 10000 }
+ { 1/10000 } )

* Component: V3
vV3 6 5 dc 0 ac 1 0
+ distof1 0 0
+ distof2 0 0
+ sin ( 0 2.5 800 0 0 0 )

* Component: V4
vV4 5 0 dc 2.5 ac 0 0
+ distof1 0 0
+ distof2 0 0

* Component: V5
vV5 9 0 dc 5 ac 0 0
+ distof1 0 0
+ distof2 0 0


* --- Circuit Models ---

* D1 model
.model DIODE_D1 D( IS=1e-14 RS=0 N=1 BV=1e+30
+ TT=0 CJO=0 VJ=1 M=0.5 EG=1.11 XTI=3 KF=0 AF=1 FC=0.5 IBV=1e-10
+ IBVL=0 IKF=1e+30 ISR=0 NBV=1 NBVL=1 NR=2 TBV1=0 TBV2=0 TIKF=0
+ TRS1=0 TRS2=0
+ )

* R1 model
.model VIRTUAL_RESISTANCE_R1 r( )

* R2 model
.model VIRTUAL_RESISTANCE_R2 r( )

* R3 model
.model VIRTUAL_RESISTANCE_R3 r( )

* R4 model
.model VIRTUAL_RESISTANCE_R4 r( )

* R5 model
.model VIRTUAL_RESISTANCE_R5 r( )


* --- Subcircuits ---

* A1 subcircuit
.subckt IDEAL_TIMER_A1 0 2 3 4 5 6 7 8
rn1 8 5 5k
rn2 5 51 5k
rn3 51 0 5k
Ecomp1 56x 0 value={if(v(5,6)>0,5,0)}
Ecomp2 52x 0 value={if(v(2,51)>0,5,0)}
**These prevent an unstable condition during DC OP
EskipDC 52 0 value={if(TIME>0, v(52x), 0)}
EskipDC2 56 0 value={if(TIME>0, v(56x), 0)}
.model op limit (gain= 3000,
+ out_upper_limit=5,
+ out_lower_limit=-5,
+ limit_range=1 fraction=true)
aadc1 [56 52] [r s] ADC1
.MODEL ADC1 adc_bridge (in_low= 3.5 in_high = 3.5 rise_delay= 1e-12 fall_delay= 1e-12)
anand1 [r Q2] Q1 nand1
anand2 [s Q1] Q2 nand1
.model nand1 d_nand(rise_delay=1n)
adac1 [q1 q2] [66 62] DAC1
rad3 66 0 1
rad4 62 0 1
aadc4 [4] [40] ADC1
ainv2 40 41 inv1
adlatch q1 2u 41 3d Qb Qc dlt
.model dlt d_dlatch(rise_delay=1e-12)
apu1 2u pullup1
.model pullup1 d_pullup(load=10e-12)
apd1 3d pulldown1
.model pulldown1 d_pulldown(load=10e-12)
ainv1 Qb 31 inv1
.model inv1 d_inverter(rise_delay=1e-12)
adac72 [Qb] [72] DAC1
adac31 [31] [32] DAC1
r30 32 0 1g
b1 3 0 v=(v(32)*v(8)/5)
r3 3 0 1g
.MODEL DAC1 dac_bridge (out_low= 0.0 out_high= 5.0 out_undef=0.5)
rad5 72 0 1meg
mdis 7 72 0 0 mdis
.MODEL mdis nmos (VTO=1.29 PHI=0.4 LAMBDA=5 KP=4.3m LD=12.8u GAMMA =3)
.ends

* A2 subcircuit
.subckt IDEAL_TIMER_A2 0 2 3 4 5 6 7 8
rn1 8 5 5k
rn2 5 51 5k
rn3 51 0 5k
Ecomp1 56x 0 value={if(v(5,6)>0,5,0)}
Ecomp2 52x 0 value={if(v(2,51)>0,5,0)}
**These prevent an unstable condition during DC OP
EskipDC 52 0 value={if(TIME>0, v(52x), 0)}
EskipDC2 56 0 value={if(TIME>0, v(56x), 0)}
.model op limit (gain= 3000,
+ out_upper_limit=5,
+ out_lower_limit=-5,
+ limit_range=1 fraction=true)
aadc1 [56 52] [r s] ADC1
.MODEL ADC1 adc_bridge (in_low= 3.5 in_high = 3.5 rise_delay= 1e-12 fall_delay= 1e-12)
anand1 [r Q2] Q1 nand1
anand2 [s Q1] Q2 nand1
.model nand1 d_nand(rise_delay=1n)
adac1 [q1 q2] [66 62] DAC1
rad3 66 0 1
rad4 62 0 1
aadc4 [4] [40] ADC1
ainv2 40 41 inv1
adlatch q1 2u 41 3d Qb Qc dlt
.model dlt d_dlatch(rise_delay=1e-12)
apu1 2u pullup1
.model pullup1 d_pullup(load=10e-12)
apd1 3d pulldown1
.model pulldown1 d_pulldown(load=10e-12)
ainv1 Qb 31 inv1
.model inv1 d_inverter(rise_delay=1e-12)
adac72 [Qb] [72] DAC1
adac31 [31] [32] DAC1
r30 32 0 1g
b1 3 0 v=(v(32)*v(8)/5)
r3 3 0 1g
.MODEL DAC1 dac_bridge (out_low= 0.0 out_high= 5.0 out_undef=0.5)
rad5 72 0 1meg
mdis 7 72 0 0 mdis
.MODEL mdis nmos (VTO=1.29 PHI=0.4 LAMBDA=5 KP=4.3m LD=12.8u GAMMA =3)
.ends
Errors and Warnings

Any error, warning or information messages appear below.
Item
Document

Checkboxes toggle displayed values on and off.
ACM lab pwm
Schematic

The simulation to run. See Simulation types for more information.

Name

Title of graph. Edit as desired.

End time

s

Time at which the simulation stops. Does not include pauses. Simulation does not occur in real time.
Start simulation

Mode
Threshold voltage levels.

Threshold voltage values used in the logic evaluation. See Digital Simulation for more information.

Output low

V
Output low voltage.

Maximum output voltage level to produce a low signal.

Input low threshold

V
Input low threshold voltage.

Maximum input voltage level for the signal to be considered low.

Input high threshold

V
Input high threshold voltage.

Minimum input voltage level for the signal to be considered high.

Output high

V
Output high voltage.

Minimum output voltage level to produce a high signal.

Width

Sheet width in grid squares.

Height

Sheet height in grid squares.

Grid

Toggles grid display.

Net Labels

Toggles all net labels.

Component Labels

Toggles all component labels.