Browser not supported

✕
Go back

Tier limit reached

✕

  • The Future of Multisim is on the Desktop. On September 15, 2026, the Multisim Live online simulator will be shut down. Read more about this transition here

Junior Lab 7 - CMOS Logic Gate

0
Favorite
0
copy
Copy
48
Views
Open Circuit
Junior Lab 7 - CMOS Logic Gate
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Junior Lab 7 - CMOS Logic Gate

Circuit Graph

y = not(a+bc) cmos logic gate design for Junior Lab 7 UNH

There are currently no comments

Creator

Profile image for smp1037

smp1037

1 Circuit

Date Created

5 years, 3 months ago

Last Modified

5 years, 3 months ago

Tags

This circuit has no tags currently.

Most Popular Circuits

Preview of Online simulator

Online simulator

by ElectroInferno

813056
118
copy
2607
Preview of Simple Buck Converter

Simple Buck Converter

by OStep

180960
103
copy
950
Preview of log in

log in

by 21pyl

185752
78
copy
137

© 2026 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Junior Lab 7 - CMOS Logic Gate

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕