3bit Async-up counter

0
Favorite
1
copy
Copy
396
Views
3bit Async-up counter

Circuit Description

Graph image for 3bit Async-up counter

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for IshaSinha200

3bit Async-down counter

IshaSinha200

Creator

IshaSinha200

57 Circuits

Date Created

3 years, 6 months ago

Last Modified

3 years, 6 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From