JK to T Flip Flop (1)

0
Favorite
4
copy
Copy
61
Views
JK to T Flip Flop (1)

Circuit Description

Graph image for JK to T Flip Flop (1)

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for TIRTHSHAH12

JK to T Flip Flop (1)

TIRTHSHAH12
Profile image for Krishnanshu

JK to T Flip Flop

Krishnanshu
Profile image for GauravRS

DSD_Exp 9_part 2

GauravRS
Profile image for utkarsh8009

JK to T Flip Flop

utkarsh8009

Creator

krishdave05

13 Circuits

Date Created

3 years, 10 months ago

Last Modified

3 years, 10 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From