Browser not supported

✕
Go back

Tier limit reached

✕

sr astabile

0
Favorite
1
copy
Copy
487
Views
Open Circuit
sr astabile
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for sr astabile

Circuit Graph

D flip-flop created from NAND gates, using clock voltage as the data source. I recommend setting the Grapher time range from 0-5 seconds after running the simulation.

There are currently no comments

Profile image for Roberto_Petrucci

sr astabile (1)

Roberto_Petrucci

Creator

Profile image for roberto_petrucci

Roberto_Petrucci

10 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Tags

  • digital
  • nand gate
  • flip-flop

Circuit Copied From

D flip-flop from NAND gates

Related Circuits

Preview of 4-Bit Digital Counter

4-Bit Digital Counter

by Dayna

26349
14
copy
918
Preview of 3 bit Counter

3 bit Counter

by KWen99

15437
3
copy
157
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

8386
0
copy
30

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for sr astabile

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕