Browser not supported

✕
Go back

Tier limit reached

✕

  • The Future of Multisim is on the Desktop. On September 15, 2026, the Multisim Live online simulator will be shut down. Read more about this transition here

Positive edge-Triggered D-Flip-Flop using Basic Gates

0
Favorite
0
copy
Copy
150
Views
Open Circuit
Positive edge-Triggered D-Flip-Flop using Basic Gates
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Positive edge-Triggered D-Flip-Flop using Basic Gates

Circuit Graph

Attribution: Nolanjshettle at English Wikipedia [GFDL (http://www.gnu.org/copyleft/fdl.html) or CC BY-SA 3.0 (https://creativecommons.org/licenses/by-sa/3.0)] Positive Edge Triggered D-Flip-Flop using Basic Gates only. NAND gate is replaced by AND gate followed by NOT gate.

There are currently no comments

Creator

Profile image for cgelectron

CGElectron

51 Circuits

Date Created

2 years, 3 months ago

Last Modified

2 years, 3 months ago

Tags

  • basic logic gates
  • flip-flop

Circuit Copied From

Positive edge-Triggered D-Flip-Flop using Basic Gates

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

13952
7
copy
274
Preview of Counter to 7 Segment Display with JK Flip-flops and Logic Gates

Counter to 7 Segment Display with JK Flip-flops and Logic Gates

by robo_Jeff

12300
8
copy
42
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

10776
0
copy
31

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Positive edge-Triggered D-Flip-Flop using Basic Gates

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕