Browser not supported

✕
Go back

Tier limit reached

✕

J-K Latch

1
Favorite
5
copy
Copy
2137
Views
Open Circuit
J-K Latch
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for J-K Latch

Circuit Graph

This is a J-K latch with active high Enable (C), the functions are tabulated below: NO CHANGE: J=0, K=0 RESET: J=0, K=1 SET: J=1, K=0 With J and K both high: when C is high, Q and NOTQ will be both high which is invalid when C is low, Q and NOTQ will be at equal logic states cycling HIGH and LOW fast

There are currently no comments

Profile image for GGoodwin

GGoodwin

166 favorites
Profile image for tonysutton\

J-K Latch

tonysutton\
Profile image for 321910402058

J-K Latch

321910402058
Profile image for jagrati2906

J-K Latch

jagrati2906
Profile image for Prajwall8

J-K Latch

Prajwall8
Profile image for xtess17

JK Trigger

xtess17

Creator

Profile image for ggoodwin

GGoodwin

1116 Circuits

Date Created

5 years, 8 months ago

Last Modified

2 years, 1 month ago

Tags

  • flip-flop
  • jk latch
  • j-k
  • j-k latch
  • jk
  • jk flip-flop
  • j-k flip-flop
  • latch
  • jk flip flop
  • j-k flip flop

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10083
7
copy
267
Preview of Counter to 7 Segment Display with JK Flip-flops and Logic Gates

Counter to 7 Segment Display with JK Flip-flops and Logic Gates

by robo_Jeff

10122
7
copy
39
Preview of 4-bit Binary Up Counter JK Flip-Flop

4-bit Binary Up Counter JK Flip-Flop

by ProfessorBaloney

5017
3
copy
112

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for J-K Latch

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕