Fig 3

Inputs S and R was replaced by inputs J and K, but now we can give value 1 for each input(S,R). Here 2input NAND gate was replaced by 3input NAND gate and 2 NOR one of inputs will be connected to Q or Q’.