mod-10 (synch) counter using jk ff

0
Favorite
2
copy
Copy
303
Views
mod-10 (synch) counter using jk ff

Circuit Description

Graph image for mod-10 (synch) counter using jk ff

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for KS333

Copy of mod-10 (synch) counter using jk ff

KS333
Profile image for private copy

Private Copy

Creator

KS333

18 Circuits

Date Created

3 years, 5 months ago

Last Modified

3 years, 5 months ago

Tags

This circuit has no tags currently.

Circuit Copied From