Contador síncrono descendente 9-0

0
Favorite
0
copy
Copy
54
Views
Contador síncrono descendente 9-0

Circuit Description

Graph image for Contador síncrono descendente 9-0

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Creator

warodriguezr

13 Circuits

Date Created

7 months, 1 week ago

Last Modified

7 months, 1 week ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From