Positive Edge Triggered JK flip flop 4 Bit BCD Up Counter with Active Low and High

0
Favorite
1
copy
Copy
290
Views
Positive Edge Triggered JK flip flop 4 Bit BCD Up Counter with Active Low and High

Circuit Description

Graph image for Positive Edge Triggered JK flip flop 4 Bit BCD Up Counter with Active Low and High

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for vip.in

mod 9

vip.in

Creator

Sudhanshu01okk

134 Circuits

Date Created

2 years, 11 months ago

Last Modified

2 years, 11 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From