Browser not supported

✕
Go back

Tier limit reached

✕

D Latch

0
Favorite
0
copy
Copy
133
Views
Open Circuit
D Latch
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for D Latch

Circuit Graph

A simple SR latch using NAND gates. When Enable is1 and input SR is 00 - Memory State 01 - Reset 10 - Set 11 - Forbidden State

There are currently no comments

Creator

Profile image for jagrati2906

jagrati2906

10 Circuits

Date Created

3 years, 2 months ago

Last Modified

3 years, 2 months ago

Tags

  • digital electronics

Circuit Copied From

SR Latch

Related Circuits

Preview of 3.3.4 Synchronous Counters Sixty Second Timer

3.3.4 Synchronous Counters Sixty Second Timer

by tgriff1199

4506
3
copy
51
Preview of 1.2.5 Clock Signals 555 Timer Circuit

1.2.5 Clock Signals 555 Timer Circuit

by Bismarck2

2820
0
copy
55
Preview of 1.2.2 Analog Digital Signal Circuit

1.2.2 Analog Digital Signal Circuit

by Bismarck2

1953
0
copy
38

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for D Latch

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕