Browser not supported

✕
Go back

Tier limit reached

✕

SR flip flop

0
Favorite
0
copy
Copy
84
Views
Open Circuit
SR flip flop
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for SR flip flop

Circuit Graph

D flip-flop created from NAND gates, using clock voltage as the data source. I recommend setting the Grapher time range from 0-5 seconds after running the simulation.

There are currently no comments

Creator

Profile image for mahesh

Mahesh

25 Circuits

Date Created

7 months, 1 week ago

Last Modified

7 months, 1 week ago

Tags

  • digital
  • nand gate
  • flip-flop

Circuit Copied From

SR flip flop

Related Circuits

Preview of 4-Bit Digital Counter

4-Bit Digital Counter

by Dayna

26535
15
copy
918
Preview of 3 bit Counter

3 bit Counter

by KWen99

15551
4
copy
157
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

8472
0
copy
30

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for SR flip flop

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕