Browser not supported

✕
Go back

Tier limit reached

✕

  • The Future of Multisim is on the Desktop. On September 15, 2026, the Multisim Live online simulator will be shut down. Read more about this transition here

Gated Latch

0
Favorite
0
copy
Copy
587
Views
Open Circuit
Gated Latch
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Gated Latch

Circuit Graph

This circuit is a Gated Latch which is an example of memory, allowing the 'data input' to write a value to be stored only when the 'write enable' input is set to '1'.

There are currently no comments

Creator

Profile image for tdavison86

tdavison86

146 Circuits

Date Created

4 years, 9 months ago

Last Modified

4 years, 9 months ago

Tags

  • not
  • or gate
  • or
  • and
  • not gate
  • and gate

Related Circuits

Preview of AND logic gate

AND logic gate

by Sergio1980

14201
2
copy
93
Preview of BJT Inverter

BJT Inverter

by GGoodwin

5668
1
copy
18
Preview of BJT Inverse Mode Logic Inverter (Clock Input Signal)

BJT Inverse Mode Logic Inverter (Clock Input Signal)

by GGoodwin

3154
0
copy
2

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Gated Latch

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕