+ve edge triggred jk flip flop 4bit bcd up counter with active low preset and clear

0
Favorite
0
copy
Copy
256
Views
+ve edge triggred jk flip flop 4bit bcd up counter with active low preset and clear

Circuit Description

Graph image for +ve edge triggred jk flip flop 4bit bcd up counter with active low preset and clear

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Creator

satyamatul28

119 Circuits

Date Created

2 years, 11 months ago

Last Modified

2 years, 11 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From