Public Circuits

 
Popularity
Date
Favorites
Preview of Five-Input Majority Voting Logic
Profile image for GGoodwin

Five-Input Majority Voting Logic

by GGoodwin

0
copy
2
3917
Preview of Series RL AC Circuit
Profile image for tamarmore

Series RL AC Circuit

by tamarmore

0
copy
171
3665
Preview of BJT, Zener Diode: Vz - Vbe Constant Current Source
Profile image for GGoodwin

BJT, Zener Diode: Vz - Vbe Constant Current Source

by GGoodwin

0
copy
5
3870
Preview of RLC Damping
Profile image for Andrew-Alexander-Balogh

RLC Damping

by Andrew-Alexander-Balogh

0
copy
13
3860
Preview of Astable multivibrator using transistors.
Profile image for VirajBhatkar

Astable multivibrator using transistors.

by VirajBhatkar

1
copy
40
3839
Preview of phase locked loop
Profile image for Barathvajram

phase locked loop

by Barathvajram

1
copy
6
3857
Preview of pMOS XOR Gate (Quadrature Test Signals)
Profile image for GGoodwin

pMOS XOR Gate (Quadrature Test Signals)

by GGoodwin

0
copy
8
3836
Preview of Not gate
Profile image for rohan56

Not gate

by rohan56

0
copy
14
3879
Preview of SR Flip Flop
Profile image for keithelec

SR Flip Flop

by keithelec

1
copy
100
3745
Preview of TRIAC E DIAC LUIS
Profile image for luigarmo

TRIAC E DIAC LUIS

by luigarmo

1
copy
18
3824
Preview of Five-Input Majority Voting Logic (3-2 Splitting)
Profile image for GGoodwin

Five-Input Majority Voting Logic (3-2 Splitting)

by GGoodwin

0
copy
0
4085
Preview of Half wave rectifier without filter
Profile image for anna_

Half wave rectifier without filter

by anna_

1
copy
35
3858
Preview of ZENER DIODE V I CHARACTERISTICS
Profile image for dhanya16

ZENER DIODE V I CHARACTERISTICS

by dhanya16

0
copy
32
3827
Preview of AC to DC Full Bridge Rectifier
Profile image for Hami14

AC to DC Full Bridge Rectifier

by Hami14

0
copy
21
3850
Preview of Porte Logiche
Profile image for davide.paris

Porte Logiche

by davide.paris

0
copy
7
3866
Preview of Register with Parallel Load using d flip flop by Izteleu Anuar
Profile image for AnuarIzteleu

Register with Parallel Load using d flip flop by Izteleu Anuar

by AnuarIzteleu

0
copy
2
3876
Preview of 1x8 Demultiplexer using Logic Gates
Profile image for Abhishek2001

1x8 Demultiplexer using Logic Gates

by Abhishek2001

0
copy
5
3892
Preview of Exclusive OR (XOR) Gate (Three-Level NAND)
Profile image for GGoodwin

Exclusive OR (XOR) Gate (Three-Level NAND)

by GGoodwin

2
copy
28
3785